| View previous topic :: View next topic |
| Author |
Message |
g2user2024
n00b
Joined: 19 Nov 2024
Posts: 4
|
 Posted: Tue Nov 19, 2024 10:44 pm Post subject: AMD 5700G lscpu only has ssse3 - cpu also supports sse3 |
 |
|
My reading of https://en.wikipedia.org/wiki/SSSE3 and https://en.wikipedia.org/wiki/SSE3 is that ssse3 is not a superset of sse3. And this link https://stackoverflow.com/questions/31490853/are-different-mmx-sse-and-avx-versions-complementary-or-supersets-of-each-other says that sse3 has floating instructions and ssse3 has integer instructions.
This link https://www.custompc.com/amd-ryzen-7-5700g-review suggests that the 5700G supports sse3.
Is there a reason that lscpu and /proc/cpuinfo should not explicitly include the sse3 flag? Doing so would elimnate questions like this post.
The reason for asking is that media-video/ffmpeg-6.1.1-r8::gentoo has | Code: | | cpu_flags_x86_ssse3? ( cpu_flags_x86_sse3 ) |
but lscpu on an AMD 5700G does not include an sse3 flag, only ssse3. This also happens on 3 systems we have with intel cpus.
$ lscpu | grep sse3
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt pdpe1gb rdtscp lm constant_tsc rep_good nopl xtopology nonstop_tsc cpuid extd_apicid aperfmperf rapl pni pclmulqdq monitor ssse3 fma cx16 sse4_1 sse4_2 x2apic movbe popcnt aes xsave avx f16c rdrand lahf_lm cmp_legacy svm extapic cr8_legacy abm sse4a misalignsse 3dnowprefetch osvw ibs skinit wdt tce topoext perfctr_core perfctr_nb bpext perfctr_llc mwaitx cpb cat_l3 cdp_l3 hw_pstate ssbd mba ibrs ibpb stibp vmmcall fsgsbase bmi1 avx2 smep bmi2 erms invpcid cqm rdt_a rdseed adx smap clflushopt clwb sha_ni xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local clzero irperf xsaveerptr rdpru wbnoinvd cppc arat npt lbrv svm_lock nrip_save tsc_scale vmcb_clean flushbyasid decodeassists pausefilter pfthreshold avic v_vmsave_vmload vgif v_spec_ctrl umip pku ospke vaes vpclmulqdq rdpid overflow_recov succor smca fsrm debug_swap |
|
| Back to top |
|
 |
grknight
Retired Dev
Joined: 20 Feb 2015
Posts: 2021
|
| Posted: Tue Nov 19, 2024 11:37 pm Post subject: |
|
|
Because lscpu and cpuinfo output shows "pni" for sse3 support. They are not 1-1 comparison for feature vs flag.
Blame Intel for “Prescott New Instructions” as the flag but marketing or others calling it sse3 |
|
| Back to top |
|
|
|
Portage & Programming
